


register allocation logic, RAT, dependency logic, and renamed instructions.






FIG. 2

Instructions Packetized in Trace Cache

A	B	C	D	E	F	G	H	10
I	J	K	L	M				12
N	O	P	Q			14




FIG. 3